Skip to content

[ExportVerilog] Move declarations to the top of blocks when disallowDeclAssignments is set. #9309

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
uenoku wants to merge 1 commit into
base: main
Choose a base branch
from
+29 −7

[ExportVerilog] Move declarations to the top of blocks when disallowD…

b1ba626
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Open

[ExportVerilog] Move declarations to the top of blocks when disallowDeclAssignments is set. #9309

[ExportVerilog] Move declarations to the top of blocks when disallowD…
b1ba626
Select commit
Loading
Failed to load commit list.
Sanity Check
succeeded Dec 6, 2025 in 36s