Implementation based on the paper Convolutional Differentiable Logic Gate Networks
Python Version: 3.9.21
FPGA: Efinix Trion 120
UART RX: GPIOT_RXN28
UART TX: GPIOT_RXP28
Clock: GPIOR_188 (PLL_BR2)
Clock frequency: 5MHz
Constraint: 200ns
-
Notifications
You must be signed in to change notification settings - Fork 0
Deploying logic gate networks on FPGAs [Implementation of Differentiable Logic Gate Networks (NeurIPS 2024)]
b1shtream/conv_differentiable_logic_gate_networks
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Deploying logic gate networks on FPGAs [Implementation of Differentiable Logic Gate Networks (NeurIPS 2024)]
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published