Skip to content

Pull requests: YosysHQ/yosys

New pull request New
90 Open 3,157 Closed
90 Open 3,157 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

docs: shuffle and expand contributing info documentation
#5531 opened Dec 3, 2025 by widlarizer • Draft
Parallelize opt_merge
#5530 opened Dec 3, 2025 by rocallahan Loading…
@widlarizer
4
Makefile: install frontends/verilog/verilog_location.h. discuss needs further discussion on the YosysHQ discourse (https://yosyshq.discourse.group)
#5529 opened Dec 2, 2025 by Muxianesty Loading…
@widlarizer
3
Document and regression-test staged/cosimulation-based verification
#5528 opened Dec 2, 2025 by gussmith23 • Draft
1 task
cellaigs: fix function argument evaluation order
#5526 opened Dec 1, 2025 by widlarizer Loading…
1
@widlarizer
2
.github: trigger everything that triggers on main or PRs on merge queue
#5521 opened Nov 27, 2025 by widlarizer Loading…
@widlarizer
2
celltypes: compile-time lookup tables for internal cells
#5512 opened Nov 25, 2025 by widlarizer • Draft
1 task
1
@widlarizer
9
Xilinx abc9_dff test
#5505 opened Nov 25, 2025 by nataliakokoromyti Loading…
@KrystalDelusion
8
Fix Verific run-test.sh
#5504 opened Nov 25, 2025 by nataliakokoromyti Loading…
@KrystalDelusion
1
Use digit separators for large decimal integers
#5502 opened Nov 24, 2025 by widlarizer Loading…
@widlarizer
2
Add parsing of verilog module port renaming (aliases)
#5478 opened Nov 10, 2025 by xiota Loading…
2
@widlarizer
proc_mux: use assignment action locations for mux src
#5456 opened Nov 2, 2025 by widlarizer • Draft
2 of 3 tasks
@widlarizer
5
gowin: dsp: Add basic DSP block inferencing for various MULT cells
#5411 opened Oct 7, 2025 by plaes Loading…
@Ravenslofty
3
Unify handling of quoted strings in pass args
#5385 opened Sep 24, 2025 by KrystalDelusion • Draft
4 tasks done
1
@KrystalDelusion
extract_fa: Add parallel processing of partitions
#5373 opened Sep 22, 2025 by jbylicki Loading…
@jix
3
Don't sort anything ever
#5362 opened Sep 18, 2025 by widlarizer • Draft
Logging: Add log sink system to replace ostreams needs-info Issue needs more context/information in order to be resolved
#5311 opened Aug 22, 2025 by Logikable Loading…
@widlarizer
16
synth_gatemate: add -noconstmult option
#5272 opened Aug 7, 2025 by Ravenslofty Loading…
@Ravenslofty
CMake: Rebase From Main & Tests Working status-paused Status: Unfinished, not actively worked on, PR author intends to continue PR in the future
#5204 opened Jun 30, 2025 by nickrallison Loading…
@ShinyKate
41
smt backend option --dump-vlogtb produces Verilator error
#5122 opened May 14, 2025 by trayres • Draft
check: promote some problems to errors by default, add -permissive
#5058 opened Apr 23, 2025 by widlarizer • Draft
3
opt_clean: handle undriven and x-bit driven bits consistently discuss needs further discussion on the YosysHQ discourse (https://yosyshq.discourse.group)
#5004 opened Apr 8, 2025 by widlarizer Loading…
@jix
4
Trigger abc segfault for testing
#4963 opened Mar 26, 2025 by widlarizer • Draft
1
QuickLogic DSPv2 support
#4932 opened Mar 11, 2025 by povik • Draft
1 of 2 tasks
Derive abstract cells in top module during hierarchy status-paused Status: Unfinished, not actively worked on, PR author intends to continue PR in the future
#4930 opened Mar 6, 2025 by KrystalDelusion • Draft
1
1
ProTip! Updated in the last three days: updated:>2025-12-07.